The motives for beginning the automatic checkup problem in computers are considered. The "M out of N" codes applications possibilities, related to indivisible ones, are analyzed in highly productive parallel computing systems. A new scheme of computing operations organization is proposed with taking into account the peculiarities of such coding.
Introduction
The mass parallel computing processes realization problem. This problem appeared due to the requirements increasing for the computing means productivity -these requirements exceeded the physical possibilities of a single processor using Von Neumann principle [1; 2]. The requirements increasing for the computing means productivity in the period since 1995 up to this day is given in fig. 1 . Fig. 1 . The requirements increasing for the computing means productivity in the period since 1999 up to this day is given:
1 -designing airplains and rockets; 2 -creating medicines for hard illnesse of the mankind; 3 -prognostics the weather and nature cataclyasms; 4 -increasing the power stations work; 5 -increasing the reliability of cars and simulating their clashes; 6 -3-D magnetoplasmadynamics; 7fundamental science investigations; 8 -economic analysis of a human activity; 9 -ecology; 10 -application for war purposes This problem realization continues to be actual one due to the constant increase the requirements to the computing means productivity and the fundamental and applied problems decisions reliability, united by the notion «Grand challenges». Nowadays there are two basic structures of highly productive computing systems: multiple computer complexes on the base of microprocessors with fixed memory distribution upon processors (distributed memory) and multi-PUs with allocated memory in the process of computing (allocated memory). The object of the work is evaluation the possibilities of the parallel computing systems real productivity increasing and the reliability level of their computing results on the basis of indivisible «M out of N» codes as well. The target setting The analysis of the real productivity decrease of the highly productive computing systems with the increasing the processors number N [1; 2] allows to determine two causes for such regularity: -spatial, concerned with the processors underloading, as a result of data delay while transmitting them from the memory to the processor or from one processor to another one; -temporal, concerned with the processors underloading, as a result of data absence, supplied by the other computing processors (data synchronization). With increasing N up over 32 difficulties appear with multi-PUs constructing due to the double commutator delay (processor-memory and memoryprocessor transferring) inclusion into the execution time of each processor operation. The problem with data synchronization in large tasks appears in highly productive computing systems due to necessity to develop a very complex on-line program, in which every parallel process is fulfilled in its devoted processor, RAM volume, data transfer channel, etc. The attempt to use memory locations for data synchronization may lead to a false result of the task decision, since it is very likely to use outdated data instead of updated ones. The next conclusions concerning the directions of the problem decision are made in [1 ; 2] . For decision the spatial task of the data supplying it is necessary, particularly, work for: -increasing productivity of each microprocessor; -excluding the cache coherent problem out of the complex (Cray machines have no cache); -excluding the time delays of the information transferring between the executing device and RAM out of the operation execution time; -increasing throughput between the primary and secondary memories. For decision the temporal data correlation it is necessary the following: 1) the data synchronization and computing processes paralleling problems should be decided by hardware means during the task fulfilling process; 2) conceptually exclude RAM; 3) exclude the processor time loss for interruptions and processes synchronization. The systems with small number components, in which it is not difficult to transmit the full-size data by parallel method, are not considered here. The significant time delays in buses and commutators, connecting computers in a system (e.g., fig. 2 illustrates a ring architecture with full connection via chords -Chordal Ring), leads to the necessity to transfer data (operands) via the system bus (commutators) in parts. After accumulation the whole bytes in the input registers their authenticity is tested by a checkup circuitry. The possibility of an alternative nonbinary digital information presentation in the system is analyzed in the paper.
Methods of the decision
There are interconnection between the real computing system throughput and its checking circuit causing timing overhead.
The computing results reliability in microprocessors is usually ensured by parity checking and using ЕСС codes. The digital information checking methods in some up-to-date most highly productive microprocessors are given in table.
As it is clear from the table, in the most cases the code with parity checking is applied which, as it is known, is generated by addition one redundant (checking) bit to the group of information digits presenting a simple (irredundant) code. If while transferring the receiving device discovers that the checking bit value in the received word does not correspond to the word sum parity, then this is interpreted as an error indication. The minimal code distance d min =1. Simultaneously appearing two or any other even number of errors is not discovered by the code with parity checking. Logic elements with paraphase outputs, similar to those shown in fig. 3 , a, b, are used for constructing parity checking circuits. The shown circuits realizes the module 2 adding operation (reference designation is М2) for the binary variables х and у. A byte parity checking circuit is shown in fig. 3 , c. a b c Fig. 3 . Parity checking circuits: a, b -logic elements with paraphrase outputs, similar to those shown; c -a byte parity checking circuit is shown
Checking methods in highly productive microprocessors

Units of computer
The structure of the parity checking circuit is multistage, i.e. the word is divided into some bit groups, each of them is parity checked by the direct method (the first stage), then the second group is formed from the first stage groups parities which are considered as usual binary bits and parity checked, and so on up to the final parity checking of the whole word. In the last stage the byte parity is compared with the value of the Control Bit CB. The principal drawbacks of such checking method are insufficient level of the probability to discover the most error categories and a large time delay provided by the parity checking circuit ( fig. 3 ). It is established in [3] that the traditional method of the digital information presentation in computers, in which both digits of a binary position are presented by one flip-flop (interdependent presentation), has led to loss of the positional numeration natural check-up ability that, in its turn, stipulated for using different redundant code constructions in computers permissive to discover or correct errors. So, in computer each itch unit the redundant information is constructed by a definite law С i with respect to the main information. While processing the main information depending on its view, its overpatching А i by definite laws and rules К i , mismatching with law А i , the main information changes (except the main information and checking automata doubling case) the checking information is altered as well. At that, the transformation is being done in such a way that the codes, obtained as a result of performing both autonomous operations (А i at the main and К i at the check information), should mutually correspond to initial law С i . Thus, the principal logic law of the computer unit hardware checking organization while information traditional presentation is defined [4] as follows:
where I оi and I коi are the main and checking information in ith unit respectively; I оi / А i is the main information after fulfilling operation А i with it; I коi / К i is the checking information after transforming it by law К i ; symbol ≡ (С i ) means that the information is comparable by law С i . While using such hardware checking construction principle it is impossible to provide faultless functioning checking apparatuses due to the next causes [3]: -checking system is constructed using elements with fault passport intensities identical with checked unit elements; -the work power modes of checking system elements don't differ essentially from the work modes of checked elements, since the modulo checking procedure is based on the computing operation fulfillment using residue method simultaneously with fulfillment the checked operations; -the checking elements reservation leads to the computing system some parameters worsening. The probability D l for getting correct (trustworthy) result in the computing system is defined in [3] as
where P kl is the probability of the checking apparatuses faultless work; P nl is the probability of the computing system hardware checking coverage; P ml is the methodic probability of the errors discovering of category l; R l is the probability of the errors beginnings ошибок of category l (l = 1, 2, …, Ψ). From expression (1) it follows, that the problem cannot be decided on the basis of the digital information traditional presentation: with interdependent presentation 0 and 1 in one bit position by one flipflop, since conditions P kl = 1, P nl = 1, P ml = 1 are not provided. While these conditions are provided, D l = 1 independently of R l values, or R l = 0 (that, naturally, is practically impossible).
Since with modulo value increasing (while modulo checking), probability P ml increases insignificantly and this is practically completely compensated by inevitable at cally completely compensated by inevitable that probability P kl decreasing.
As an alternative to the traditional binary information presentation in computing systems may be used The most important characteristic, defining the code ability to discover errors, is the minimal code distance:
For code «M out of N», depending of the parameter N parity, there are d(X, Y) value next changing ranges:
Thus, for code «M out of N», d ≥ 2 in any case. For discovering any error with response ratio l or less it is necessary and sufficient that the minimal code distance would be more than l at least by 1 [5] : Discovering errors of the first two categories (with code structure violation) is provided with probability P ml = 1, and the third one with probability P ml = 0. Consequently, reliability D l of the digital information is completely defined by probability R 3 of the third category error formation [3] :
Let us define the probability R 3 changing dependence of M changing when values р are fixed. Formation of undiscovered error R 3 is possible while joint development of errors of the first two categories during time t = a * Δt k , where Δt k is the resolvability in time of the automatic checking; 0 < a < 1 [5] . Increasing М in the range 1 ≤ М ≤ N / 2, with fixed р, allows to decrease N (and accordingly reduce hardware expenditures), that leads to changing probability R 3 constituents, i.e., to changing probability of the first two categories. Probability R 3, when 1 < М < L, is defined by expression
where L = М, when N / М ≤ 2; L = N -М, when N / М > 2; Р f i and Р r i are probabilities of fallout and rise i symbols (e.g., «units») in each combination accordingly. Probabilities Р f i and Р r i are defined by according expressions
where R 0 is the probability of one symbol fallout; Р 0 is the probability of one extra symbol rise. Therefore,
For simplifying analysis we will consider in further that R 0 = Р 0 , then
Probability Р 0 is defined be expression Р 0 = e -λtQ e = e -λK∆tkQ e , where Q e is the quantity of logical elements, which are necessary for presentation of one digit in the computer. For the contemporary element base λ ≈ 10 7 1/s, and the time delay of pulses while propagation through IC not more than 0,3 * 10 -6 s [3] . Therefore, when
From the analysis of the probability R 3 approximated values for М and N values set, it follows that such probability, defined for codes having code combinations equal quantity, decreases while value М increasing from 1 to N -1, if this increasing is accompanied by decreasing N, and remaining constant, at the same conditions, if N is not changed. Due to highly unlikely of two and more false transitions 0 → 1 and the same quantity of false transitions 1 → 0 in the same code combination during time t = a * Δt k , probability R 3 , in practice, may be defined by approximated expression R 3 ≈ 0,9М(N -M) a 2 Q 2 e * 10 -27 . Thus, р-valent digit presentation by code «M out of N» allows practically solving the problem of computing system automatic checking. The checking and information symbols in code combinations are not marked out, the redundant information is distributed uniformly between all the positions of these combinations, does not depend on operation form, presenting possibility for checking coverage all the set of full-size numbers. Therefore it is possible to consider condition P n1 = P n2 = 1 (where P n1 and P n2 are probabilities of checking coverage the computing system equipment, with the expectation of discovering the first two category errors, accordingly) principally achievable. Let us consider the possibility of fulfilling the condition P k1 = P k2 = 1, where P k1 and P k2 are the probabilities of checking apparatuses faultless working, designed for discovering the first two categories errors accordingly. In minimal Disjunctive Normal Form (DNF) expressions, corresponding to signs А 1 and А 2 of the number error record (e.g., operand Х) when М > 1, define algorithms of the checking apparatuses work: -for the first category errors
where x n,i is the signal, corresponding to «unit» in i-th code combination position, representing digit n in code «M + 1 out of N»,
-for the second category errors ,l e are probabilities of checking elements faultless work, at absence and presence error of ratio l in the checked number position; R l,1 is the probability of a ratio l error appearing in the given number position. The high reliability of such devices is provided by the reliability level of the contemporary element base and natural reservation of conjunctive elements in the function of the false digital signals quantity (at failures of the part of the common circuit for error checking in code combinations, presenting a full-size number, they may be discovered in normally functioned number positions [3] ). Thus, it drops off in the necessity of obligatory accumulating n-positioned operands in the input registers of the operation unit and subsequent their checking (e.g., while parity checking, the convolution and comparing operations are fulfilled sequentially), which leads to unproductive time delays. It is appeared the possibility for organization sequential (conveyor) transferring of the both operands separate number positions (while arithmetic operations) or units of k number positions, directly to the executive device with the appropriate number positions (single-digit or k-digit) with the subsequent fixing the partly result in appropriate positions of the fullsize result register. Note, that while using, e.g., code «3 out of 6» the alphabet may contain up to 20 different symbols, from which it is advisably to choose 16 (2 4 ). Therefore, at the fixed number presentation precision in the system, the capacity of all registers is shortened by 4 times. The circuit, realizing the declared principle, is presented in fig. 4 . and include a memory (e.g., associative memory), a set of matrix executive devices without input registers (k-position logic, where k = 1, 2, …; к < n. In consequence of Р e,l large value an element fault may be considered as a practically impossible event, therefore the natural redundancy provides additional possibilities for even more increasing checking apparatuses detectivity, since their elements do not form a successive circuit in a probabilistic sense.
The action effect of such checking apparatuses in all number positions provided to be even more, since it is enough to discover an error in a single number position to recognize the checking number as erroneous one [3] . A comparison reliability value, defined for codes with different М, allows making conclusion that all the representatives of this code family provides a possibility to obtain practically reliable results of computing.
Conclusion
Code «M out of N» and appropriate computing devices structures properties analysis shows that checking function fulfilling in them is not connected with additional time delays and does not decrease the computing system common productivity. Therefore it is advisably to use codes «M out of N» in highly productive computing systems for increasing their processors productivity and also for increasing result reliability while deciding critical problems. Besides, at the fixed computing system productivity, increasing separate processors productivity allows to shorten their quantity.
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